prjtrellis: Documenting the Lattice ECP5 bit-stream format1

Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation.

... part of T2, get it here

URL: https://github.com/SymbiFlow/prjtrellis

Author: The Project Trellis Authors
Maintainer: Rene Rebe <rene [at] t2-project [dot] org>

License: MIT
Status: Beta
Version: 1.4

Download: https://github.com/YosysHQ/prjtrellis/ prjtrellis-1.4.tar.gz
Download: https://github.com/YosysHQ/prjtrellis/ prjtrellis-db-1.4.zip

T2 source: prjtrellis.cache
T2 source: prjtrellis.desc

Build time (on reference hardware): 120% (relative to binutils)2

Installed size (on reference hardware): 79.37 MB, 1391 files

Dependencies (build time detected): bash binutils boost cmake coreutils diffutils gawk git grep gzip linux-header make python sed tar tbb unzip

Installed files (on reference hardware): [show]

1) This page was automatically generated from the T2 package source. Corrections, such as dead links, URL changes or typos need to be performed directly on that source.

2) Compatible with Linux From Scratch's "Standard Build Unit" (SBU).

Generated: in 0.11s — Copyright ©2004-2025 ExactCODE GmbH and others. All Rights Reserved. The T2 SDE Project is maintained
and driven by the community and sponsored by ExactCODE. This is a community maintained site. ExactCODE is not responsible for the content.